

(12) United States Patent

Lester et al.

US 9,082,892 B2 (10) Patent No.: (45) **Date of Patent:**

Jul. 14, 2015

(54) GAN BASED LED HAVING REDUCED THICKNESS AND METHOD FOR MAKING THE SAME

- (71) Applicant: MANUTIUS IP, INC., Los Altos, CA (US)
- (72) Inventors: Steven D. Lester, Palo Alto, CA (US); Frank T. Shum, Sunnyvale, CA (US)
- (73) Assignee: Manulius IP, Inc., Los Altos, CA (US)
- (*) Notice: Subject to any disclaimer, the term of this

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

- (21) Appl. No.: 13/754,517
- (22)Filed: Jan. 30, 2013

(65)**Prior Publication Data**

US 2014/0213000 A1 Jul. 31, 2014 US 2015/0125974 A9 May 7, 2015

Related U.S. Application Data

- (60) Division of application No. 12/860,162, filed on Aug. 20, 2010, now Pat. No. 8,384,099, which is a continuation of application No. 11/761,223, filed on Jun. 11, 2007, now Pat. No. 7,791,090.
- (51) Int. Cl. H01L 21/00 (2006.01)H01L 33/00 (2010.01)H01L 33/22 (2010.01)
- (52) U.S. Cl. CPC H01L 33/0079 (2013.01); H01L 33/007 (2013.01); *H01L 33/22* (2013.01)
- Field of Classification Search See application file for complete search history.

(56)References Cited

U.S. PATENT DOCUMENTS

6,724,018	B2*	4/2004	Ando et al 257/186
6,787,435	B2*	9/2004	Gibb et al 438/507
6,979,844	B2 *	12/2005	Moku et al 257/190
7,023,026	B2 *	4/2006	Yamamoto 257/103
7,211,832	B2*	5/2007	Hirose 257/98
7,479,661	B2*	1/2009	Lee et al 257/97
7,485,897	B2 *	2/2009	Seong et al 257/81
7,791,090	B2*	9/2010	Lester et al 257/91
7,829,359	B2 *	11/2010	Tang et al 438/29
7,999,286	B2 *	8/2011	Ohta et al 257/194
8,039,830	B2 *	10/2011	Kaneko et al 257/15
8,384,099	B2 *	2/2013	Lester et al 257/91
8,455,276	B2 *	6/2013	Song 438/29
2003/0178642	A1*	9/2003	Tanaka et al 257/200
2005/0258435	A1*	11/2005	Frchak et al 257/79
2006/0054907	A1*	3/2006	Lai 257/96

(Continued)


Primary Examiner — Charles Garber Assistant Examiner — Evren Seven

(74) Attorney, Agent, or Firm — Norton Rose Fulbright US LLP

ABSTRACT (57)

A device having a carrier, a light-emitting structure, and first and second electrodes is disclosed. The light-emitting structure includes an active layer sandwiched between a p-type GaN layer and an n-type GaN layer, the active layer emitting light of a predetermined wavelength in the active layer when electrons and holes from the n-type GaN layer and the p-type GaN layer, respectively, combine therein. The first and second electrodes are bonded to the surfaces of the p-type and n-type GaN layers that are not adjacent to the active layer. The n-type GaN layer has a thickness less than 1.25 μm. The carrier is bonded to the light emitting structure during the thinning of the n-type GaN layer. The thinned light-emitting structure can be transferred to a second carrier to provide a device that is analogous to conventional LEDs having contacts on the top surface of the LED.

19 Claims, 4 Drawing Sheets





US 9,082,892 B2


Page 2

(56)	References Cited		2008/0048172 A1*	2/2008	Muraki et al	257/13	
· /				2008/0135859 A1*	6/2008	Cho et al	257/94
U.S. PATENT DOCUMENTS			2011/0057165 A1*	3/2011	Pinnington	257/13	
				2012/0267607 A1*	10/2012	Zhang et al	257/13
2006/0140	550 A1*	6/2006	Chen et al 385/92	2013/0032810 A1*	2/2013	Chen	257/76
2006/0244	001 A1*	11/2006	Lee et al 257/103	2013/0056745 A1*	3/2013	Chen	257/76
2007/0087	459 A1*	4/2007	Erchak et al 438/22	2013/0187194 A1*	7/2013	Wei, Yajun	257/99
			Matsuo et al 257/13			, 3	
2007/0290	214 A1*	12/2007	Ku et al 257/79	* cited by examine	r		

FIGURE 1 (PRIOR ART) 29 20







GAN BASED LED HAVING REDUCED THICKNESS AND METHOD FOR MAKING THE SAME

CROSS REFERENCE TO RELATED APPLICATIONS

This is a divisional application of application Ser. No. 12/860,162 filed on Aug. 20, 2010, now issued as U.S. Pat. No. 8,384,099 issued on Feb. 26, 2013, which is a continuation of patent application Ser. No. 11/761,223 filed on Jun. 11, 2007, now issued as U.S. Pat. No. 7,791,090 issued on Sep. 27, 2010.

BACKGROUND OF THE INVENTION

Light emitting devices (LEDs) are an important class of solid-state devices that convert electric energy to light. Improvements in these devices have resulted in their use in light fixtures designed to replace conventional incandescent 20 and fluorescent light sources. The LEDs have significantly longer lifetimes and, in some cases, significantly higher efficiency for converting electric energy to light.

The cost and conversion efficiency of LEDs are important factors in determining the rate at which this new technology 25 will replace conventional light sources and be utilized in high power applications. Many high power applications require multiple LEDs to achieve the needed power levels. Individual LEDs are limited to a few watts. In addition, LEDs generate light in relatively narrow spectral bands. Hence, in applications requiring a light source of a particular color, the light from a number of LEDs with spectral emission in different optical bands is combined. Hence, the cost of many light sources based on LEDs is many times the cost of the individual LEDs.

The conversion efficiency of individual LEDs is an important factor in addressing the cost of high power LED light sources. Electrical power that is not converted to light in the LED is converted to heat that raises the temperature of the LED. Heat dissipation places a limit on the power level at 40 which an LED operates. In addition, the LEDs must be mounted on structures that provide heat dissipation, which, in turn, further increases the cost of the light sources. Hence, if the conversion efficiency of an LED can be increased, the maximum amount of light that can be provided by a single 45 LED can also be increased, and hence, reduce the number of LEDs needed for a given light source. In addition, the cost of operation of the LED is also inversely proportional to the conversion efficiency. Hence, there has been a great deal of work directed to improving the conversion efficiency of 50 LEDs

The spectral band generated by an LED, in general, depends on the materials from which the LED is made. LEDs commonly include an active layer of semiconductor material sandwiched between additional layers. For the purposes of 55 this discussion, an LED can be viewed as having three layers, the active layer sandwiched between two other layers. These layers are typically deposited on a substrate such as sapphire. It should be noted that each of these layers typically includes a number of sub-layers. The final LED chip is often encapsulated in a clear medium such as epoxy. To simplify the following discussion, it will be assumed that the light that leaves the LED exits through the outer layer that is furthest from the substrate. This layer will be referred to as the top layer in the following discussion.

Improvements in materials have led to improvements in the efficiency of light generated in the active layer. However, a

2

significant fraction of the light generated in the active layer is lost. Most of this light is lost through absorption in the various layers used to construct the LED. This mode of light loss is aggravated by the trapping of much of the light within the LED structure. Light that is generated in the active layer must pass through the top layer before exiting the LED. Since the active layer emits light in all directions, the light from the active region strikes the boundary between the top layer and the encapsulating material at essentially all angles from 0 to 90 degrees relative to the normal direction at the boundary. Light that strikes the boundary at angles that are greater than the critical angle is totally reflected at the boundary. This light is redirected toward the substrate and is likewise reflected back into the LED. As a result, the light is trapped within the LED until it strikes the end of the LED or is absorbed by the material in the LED. In the case of conventional GaN-based LEDs on sapphire substrates approximately 70% of the light emitted by the active layer is trapped between the sapphire substrate and the outer surface of the GaN.

Several techniques have been described to improve light extraction from LEDs, and hence, improve the light conversion efficiency of these devices. In one class of techniques, the top surface of the LED is converted from a smooth planar surface to a rough surface. Some of the light that is reflected at the top surface will return to the top surface at a location in which that light is now within the critical angle, and hence, escape rather than being again reflected. In a second class of techniques, the thickness of the LED is increased to reduce the number of times the trapped light is forced to travel through the active region before the trapped light exits the LED through one of the end surfaces.

SUMMARY OF THE INVENTION

The present invention includes a device having a first carrier, a light-emitting structure, and first and second electrodes. The light-emitting structure is bonded to the carrier and includes an active layer sandwiched between a p-type GaN layer and an n-type GaN layer, the active layer emitting light of a predetermined wavelength in the active layer when electrons and holes from the n-type GaN layer and the p-type GaN layer, respectively, combine therein. The first electrode is attached to a surface of the p-type GaN layer that is not adjacent to the active layer, and the second electrode is attached to a surface of the n-type GaN layer that is not adjacent to the active layer. The n-type GaN layer has an average thickness less than 1.25 µm. The final device could include a second carrier bonded to the thinned n-type GaN layer in place of the first carrier.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a simplified cross-sectional view of a prior art GaN-based LED.

FIGS. **2-4** are cross-sectional views of a portion of a wafer on which an LED according to one embodiment of the present invention is fabricated at various stages in the fabrication process.

FIG. 5 is a cross-sectional view of another embodiment of an LED according to the present invention.

FIGS. **6-8** are cross-sectional views of a portion of a wafer on which an LED according to another embodiment of the present invention is fabricated at various stages in the fabrication process.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS OF THE INVENTION

The manner in which the present invention provides its advantages can be more easily understood with reference to

FIG. 1, which is a simplified cross-sectional view of a prior art GaN-based LED. LED 20 is constructed by growing three layers on a sapphire substrate 24. The first layer 21 is an n-type GaN material. The second layer is a p-type GaN layer 23. The third layer 22 is an active layer that emits light when 5 holes and electrons from layers 21 and 23 combine therein. As noted above, each of these layers may include a number of sub-layers. Since the functions of these sub-layers are well known in the art and are not central to the present discussion, the details of these sub-layers have been omitted from the 10 drawings and the following discussion.

As noted above, light that is generated in layer 22 leaves layer 22 at all possible angles. Some of the light is emitted in a direction toward the top surface 25 of layer 23 and strikes surface 25 at angles that are less than the critical angle and 15 escapes through surface 25. Such a light ray is shown at 26. Similarly, some of the light is directed toward substrate 24 and is reflected from the bottom of the substrate before reflecting back to surface 25. If this light strikes surface 25 at angles less than the critical angle, this light also escapes 20 through surface 25. An exemplary light ray of this type is shown at 28. Unfortunately, most of the light generated in layer 22 strikes surface 25 at angles that are greater than the critical angle as shown at 27 and becomes trapped between surface 25 and surface 29. This light will either be absorbed 25 during its transit or exit through the ends of the LED. In practice, most of the trapped light is absorbed, and hence, lost. As a result, the efficiency of LED 20 is poor.

One embodiment of the present invention utilizes a vertical LED structure with reduced thickness to reduce the amount of 30 light that is absorbed in the GaN layers. Refer now to FIGS. 2-4, which illustrate the manner in which an LED according to this embodiment of the present invention is constructed. FIGS. 2-4 are cross-sectional views of a portion of a wafer on which an LED according to this embodiment of the present 35 invention is fabricated. The fabrication process begins with the deposition of the various layers on a sapphire substrate 41. Since the deposition of these layers is conventional in the art, the deposition will not be discussed in detail here. For the a buffer layer 42 is deposited on substrate 41 to reduce the dislocations created by the difference between the lattice constant of sapphire and that of the GaN based materials. Next, the n-type GaN layer 45 is deposited on buffer layer 42. This layer includes a number of sub-layers that perform func- 45 tions that are not of importance to the present discussion. Next, the active layer 43 is deposited on layer 45. Once again, this layer typically includes a number of sub-layers. Next, the p-type layer 44, which also includes a number of sub-layers, is deposited on active layer 43. An electrode layer 46 is then 50 deposited over layer 44. The nature of the electrode layer depends on whether or not light is extracted through the

After the various layers discussed above have been deposited, the substrate is turned upside down and bonded to a 55 carrier 51 as shown in FIG. 3. Carrier 51 can include an electrode 48 that is bonded to electrode layer 46 and provides a connection between electrode layer 46 and electrode layer **49** on the bottom surface of carrier **51**. In one embodiment, carrier 51 is constructed from a conducting material such as 60 silicon or a metal.

After the wafer containing the LED layers is bonded to carrier 51, substrate 41 is removed. The wafer can be removed by heating the GaN layer adjacent to the sapphire substrate to a temperature that causes the Ga to liquefy. The GaN is 65 typically heated by exposing the interface between layer 42 and substrate 41 to light from a laser having a wavelength that

is absorbed by GaN but not by sapphire. This technique is described in detail in U.S. Pat. No. 6,420,242, which is hereby incorporated by reference. Other methods such as etching or grinding can also be used.

After removing the sapphire substrate, the n-GaN layers are thinned to a thickness of less than 1.25 µm and preferably, a thickness between 1 µm and 1.25 µm by removing the exposed n-type GaN material. The GaN can be removed by etching using inductively-coupled plasma (ICP) etching or by chemical etching with solutions of KOH or NaOH, by photoelectochemical etching, and/or polishing. Finally, an electrode 53 is deposited on the thinned n-type GaN. The electrode can be constructed from ITO if light is to be extracted through the electrode.

It should be noted that all of the processing described above can be performed at the wafer scale. Hence, wafer-scale economies of scale can be achieved. After the wafer scale processing is completed, the individual dies are singulated by cutting the carrier 51 and the overlying layers. The device can then be powered by attached electrode 49 to one contact on a printed circuit board in a lead frame and wire bonding a connection to electrode 53 to provide the other connection.

As noted above, light extraction is a problem with LEDs constructed from materials in the GaN family of materials. To improve the light extraction from LED 40, the exposed n-type GaN can be etched prior to depositing electrode 53 to provide a rough surface that has improved light extraction efficiency. In this regard, it should be noted that the crystal face is adjacent to the sapphire substrate when the epitaxially grown material is deposited is the N-face of the GaN crystal. This face can be etched using conventional KOH etching techniques to provide the roughened surface needed to improve light extraction without requiring that a lithographic mask be patterned on the surface. The Ga face that is exposed during growth of the p-type layers, in contrast, cannot be easily etched. Hence, the present invention also provides a convenient mechanism for improving the light extraction of the

Refer now to FIG. 5, which is a cross-sectional view of purposes of the present discussion it is sufficient to note that 40 another embodiment of an LED according to the present invention. LED 60 is similar to LED 40 discussed above, and hence, those elements that serve functions analogous to functions served by elements in LED 40 have been given the same numeric designations. LED 60 utilizes an n-type layer 45 that has been etched prior to the deposition of the electrode material to provide a roughened electrode 63. The surface adjacent to electrode 63 includes scattering features having dimensions greater than the minimum wavelength of light generated in the active layer.

> The roughening of the surface of the n-GaN preferably creates scattering features in the range of 0.1 µm to 2 µm. These features can be protrusions or depressions in the surface. In the case of a roughened surface, the n-GaN layers are thinned such that the final n-GaN layers after being roughened have an average thickness of 1.25 µm and a minimum thickness of 0.5 microns. This assures that there is sufficient remaining material to protect the active region and provide current spreading within the n-GaN layers.

> The above-described embodiments of the present invention utilize a vertical LED structure in which one electrode is on the bottom of the final LED structure and the other electrode used to power the LED is on the top of the final LED structure. However, the present invention can be utilized to construct LEDs having both electrodes on the top surface of the LED. Refer now to FIG. 6, which is a cross-sectional view of a conventional LED 80 having both electrodes on the top surface of the LED. LED 80 is constructed by growing a

5

number of n-type layers 82, and active layers 83, and a number of p-type layers 84 on a substrate 81 in a manner analogous to that described above, After the layers are grown, a mesa 86 is etched in the layer stack such that the bottom surface of the mesa is within the n-type layers and below the 5 active layer. Electrodes 85 and 87 are then deposited to provide electrical contacts to the n-type and p-type layers.

LED 80 can be thinned in a manner analogous to that described above. Refer now to FIG. 7, which is a crosssectional view of a wafer containing LED 80 after the wafer 10 has been thinned. The wafer containing LED 80 is bonded to a temporary carrier wafer 91 and the substrate is thinned in a manner analogous to that discussed above. The exposed n-type layer can be optionally roughened as shown at 93.

Carrier wafer 91 could be of any construction that provides 15 sufficient structural strength to allow the thinning and handling of the wafer containing LED 80. Carrier wafer 91 is bonded to the wafer containing LED 80 utilizing a reversible bonding agent such as paraffin to allow carrier wafer 91 to be removed.

The thinned and roughened layer is then bonded to a new substrate 94 as shown in FIG. 8, which is a cross-sectional view of the wafer containing LED 80 after LED 80 has bonded to the new substrate and carrier wafer 91 has been removed. Substrate 94 can be bonded to the roughened sur- 25 face using an adhesive that is either transparent or reflective. If a transparent adhesive is utilized, then the top surface of substrate 94 is preferably reflective if light is to be extracted through electrode 85.

Substrate 94 could be constructed from a number of materials. In general, a material that has a coefficient of thermal expansion that is near that of the GaN is preferred to reduce the stresses on the LED during temperature cycling. In addition, a substrate that has a good thermal conductivity is also LED is sufficient to cause heating of the LED. Finally, a substrate that can be cut or thinned using conventional processing equipment is also advantageous. Substrates that are satisfactory in terms of these criteria include silicon, sapphire, molybdenum, and tungsten-copper alloys.

The above-described embodiments of the present invention are directed to LEDs that are constructed from the GaN family of materials. For the purpose of this discussion, the GaN family of materials is defined to include any alloy in the InAlGaN system. Hence, the term GaN is defined to include 45 any alloy in this system.

The above-described embodiments utilize a carrier such as carrier 51 to hold the LED layers. The carrier can be constructed from a silicon wafer to take advantage of the welldeveloped fabrication techniques that are available for such 50 carriers. However, any suitable material can be utilized, since issues of lattice mismatch are not present for the carrier.

Various modifications to the present invention will become apparent to those skilled in the art from the foregoing description and accompanying drawings. Accordingly, the present 55 invention is to be limited solely by the scope of the following

What is claimed is:

1. A method for making a light emitting device comprising: fabricating a light-emitting structure on a substrate, said 60 light emitting structure comprising an active layer sandwiched between a p-side semiconductor layer and an n-side semiconductor layer, said p-side semiconductor layer including a p-type GaN sub-layer, said n-side semiconductor layer including an n-type GaN sub-layer, 65 said active layer emitting light of a predetermined wavelength when electrons and holes from said n-side semi-

conductor layer and said p-side semiconductor layer, respectively, combine therein, said light emitting structure further comprising a first bonding electrode disposed on a surface of said p-side semiconductor layer, wherein the surface on which the first bonding electrode is disposed is not in contact with said active layer;

bonding said light-emitting structure to a carrier comprising a sheet of conducting material having top and bottom principle surfaces such that said first bonding electrode is bonded to said top principle surface of said carrier, said carrier comprising a carrier bonding electrode bonded to said bottom principle surface;

removing said substrate from said light-emitting structure so as to expose a surface of said n-side semiconductor layer, wherein the exposed surface is not adjacent to said active layer; and

thinning said n-side semiconductor layer from said exposed surface of said n-side semiconductor layer to a thickness less than 1.25 µm.

- 2. The method of claim 1 further comprising, after said thinning of said n-side semiconductor layer, etching a surface of said n-side semiconductor layer, wherein the etched surface is not adjacent to said active layer, to provide scattering features having dimensions greater than 0.1 μm.
- 3. The method of claim 2 wherein said scattering features have dimensions greater than said predetermined wavelength.
- 4. The method of claim 1 further comprising depositing a second electrode on a surface of said n-side semiconductor layer, wherein the surface on which the second electrode is deposited is not adjacent to said active layer.
- 5. The method of claim 1 wherein said n-side semiconductor layer is thinned to a thickness greater than 1.0 μm.
- 6. The method of claim 2 wherein said n-side semiconducpreferred in applications in which the power generated by the 35 tor layer is thinned to a thickness greater than 1.0 µm and an average thickness less than 1.25 µm.
 - 7. A method for making a light emitting device comprising: fabricating a light-emitting structure on a substrate, said light emitting structure comprising an active layer sandwiched between a p-side semiconductor layer and an n-side semiconductor layer, said p-side semiconductor layer including a p-type GaN sub-layer, said n-side semiconductor layer including an n-type GaN sub-layer, said active layer emitting light of a predetermined wavelength when electrons and holes from said n-side semiconductor layer and said p-side semiconductor layer, respectively, combine therein, said light emitting structure further comprising a first electrode disposed on a surface of said p-side semiconductor layer, wherein the surface on which the first electrode is disposed is not in contact with said active layer;

bonding said light-emitting structure to a first carrier comprising a sheet of conducting material having top and bottom principle surfaces such that said first electrode is bonded to said top principle surface of said first carrier, said first carrier comprising a carrier bonding electrode bonded to said bottom principle surface;

removing said substrate from said light-emitting structure so as to expose a surface of said n-side semiconductor layer, wherein the exposed surface is not adjacent to said active layer;

thinning said n-side semiconductor layer from said exposed surface of said n-side semiconductor layer to a thickness less than 1.25 µm;

bonding said thinned n-side semiconductor layer to a second carrier; and

removing said first carrier.

- 8. The method of claim 7 further comprising, after said thinning of said n-side semiconductor layer, etching a surface of said n-side semiconductor layer, wherein the etched surface is not adjacent to said active layer, to provide scattering features having dimensions greater than $0.1~\mu m$.
- **9**. The method of claim **8** wherein said scattering features are greater than said predetermined wavelength.
- 10. The method of claim 7 further comprising depositing a second electrode on a surface of said n-side semiconductor 10 layer, wherein the surface on which the second electrode is deposited is not adjacent to said active layer.
- 11. The method of claim 7 wherein said second carrier comprises a layer of material that is transparent to light of said predetermined wavelength.
- 12. The method of claim 11 wherein said material comprises silicon or sapphire.

8

- 13. The method of claim 7 wherein said second carrier comprises an electrically conducting layer of at least one of a metal and a metal alloy.
- 14. The method of claim 13 wherein said electrically conducting layer comprises copper.
 - 15. The method of claim 13 wherein said electrically conducting layer comprises tungsten.
 - 16. The method of claim 7 wherein said n-side semiconductor layer is thinned to a thickness greater than 1.0 µm.
 - 17. The method of claim 7 wherein said n-side semiconductor layer is thinned to a thickness greater than $1.0 \,\mu m$ and an average thickness less than $1.25 \,\mu m$.
 - 18. The method of claim 7 wherein said second carrier has a coefficient of thermal expansion near a coefficient of thermal expansion of GaN.
- 19. The method of claim 7 further comprising roughening said thinned surface of said n-side semiconductor layer.

* * * * *

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 9,082,892 B2 Page 1 of 1

APPLICATION NO. : 13/754517 DATED : July 14, 2015

INVENTOR(S) : Steven D. Lester et al.

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

On the Title Page, in item (73) Assignee, delete "Manulius IP, Inc." and replace with --Manutius IP, Inc.--.

Signed and Sealed this Seventeenth Day of November, 2015

Michelle K. Lee

Michelle K. Lee

Director of the United States Patent and Trademark Office